

SQUIP



Exploiting the Scheduler Queue Contention Side Channel


Stefan Gast¹ **Jonas Juffinger**¹ **Martin Schwarzl**¹ **Gururaj Saileshwar**² **Andreas Kogler**¹
Simone Franza¹ **Markus Köstl**¹ **Daniel Gruss**¹

2023-05-23


¹Graz University of Technology

²Georgia Institute of Technology





Can we exploit this difference?



Attacker



Victim

```
mov (%rsi), %rax
mul %rbx
add $0x8, %rsi
add %rcx, %rax
mov %r8, %rcx
adc $0x0, %rdx
nop
```

Attacker



Victim

```
mov (%rsi), %rax
mul %rbx
add $0x8, %rsi
add %rcx, %rax
mov %r8, %rcx
adc $0x0, %rdx
nop
```


Attacker





Victim


```
mov (%rsi), %rax  
mul %rbx  
add $0x8, %rsi  
add %rcx, %rax  
mov %r8, %rcx  
adc $0x0, %rdx  
nop
```




























































































What if a scheduler queue is full?




What if a scheduler queue is full?




What if a scheduler queue is full?




What if a scheduler queue is full?



What if a scheduler queue is full?





What if a scheduler queue is full?




What if a scheduler queue is full?



RCU




ALQ1




ALQ0/2/3


What if a scheduler queue is full?



What if a scheduler queue is full?



What if a scheduler queue is full?



```
rdtsc / rdpru
```


...


rdtsc / rdpru


mov (%rdi), %rax


rdtsc / rdpru

...










...

rdtsc / rdpru

mov (%rdi), %rax

rdtsc / rdpru

...







Adding
serializing
instructions
around rdtsc



Exploiting
out-of-order
execution of rdtsc

Let's code that!



Let's code that!

```
movl $10000, %eax  
loop:  
subl $1, %eax  
jnz loop
```

drain
queue



Let's code that!

```
movl $10000, %eax  
loop:  
subl $1, %eax  
jnz loop
```

drain
queue

```
imulq $3, %r15  
# ...
```

fill
queue

Let's code that!

```
movl $10000, %eax  
loop:  
subl $1, %eax  
jnz loop
```

```
movq $12345678, %r15  
cvtsi2sd %r15, %xmm0  
sqrtsd %xmm0, %xmm0  
sqrtsd %xmm0, %xmm0  
sqrtsd %xmm0, %xmm0  
cvtsd2si %xmm0, %r15
```

drain
queue

delay
multipli-
cations

```
imulq $3, %r15  
# ...
```

fill
queue

Let's code that!

```
movl $1, %ecx
```

```
movl $10000, %eax  
loop:  
subl $1, %eax  
jnz loop
```

```
movq $12345678, %r15  
cvtsi2sd %r15, %xmm0  
sqrtsd %xmm0, %xmm0  
sqrtsd %xmm0, %xmm0  
sqrtsd %xmm0, %xmm0  
cvtsd2si %xmm0, %r15
```

drain
queue

delay
multipli-
cations

```
rdpru  
movl %eax, %ebx
```

```
imulq $3, %r15  
# ...
```

read
time

fill
queue

Let's code that!

```
movl $1, %ecx
```

```
movl $10000, %eax  
loop:  
subl $1, %eax  
jnz loop
```

```
movq $12345678, %r15  
cvtsi2sd %r15, %xmm0  
sqrtsd %xmm0, %xmm0  
sqrtsd %xmm0, %xmm0  
sqrtsd %xmm0, %xmm0  
cvtsd2si %xmm0, %r15
```

drain
queue

delay
multipli-
cations

```
rdpru  
movl %eax, %ebx
```

```
imulq $3, %r15  
# ...
```


```
rdpru  
subl %ebx, %eax
```

read
time


fill
queue

read
time


Timing Differences on Zen 2, Zen 3 and Comet Lake




Observing Multiplications of the Sibling Thread




Observing Multiplications of the Sibling Thread




Observing Multiplications of the Sibling Thread



Observing Multiplications of the Sibling Thread (Zen 2)



Observing Multiplications of the Sibling Thread (Zen 3)





Scenario	CPU	Raw Tx Rate	Error Rate

10 000 random messages, each with 32 kbit payload

Scenario	CPU	Raw Tx Rate	Error Rate
Cross-Process	Ryzen 7 3700X (Zen 2)	2.195 Mbit s ⁻¹	0.71 %
	Ryzen 7 5800X (Zen 3)	2.700 Mbit s ⁻¹	0.62 %

10 000 random messages, each with 32 kbit payload

Scenario	CPU	Raw Tx Rate	Error Rate
Cross-Process	Ryzen 7 3700X (Zen 2)	2.195 Mbit s ⁻¹	0.71 %
	Ryzen 7 5800X (Zen 3)	2.700 Mbit s ⁻¹	0.62 %
Cross-VM	Ryzen 7 3700X (Zen 2)	0.873 Mbit s ⁻¹	3.18 %
	Ryzen 7 5800X (Zen 3)	0.892 Mbit s ⁻¹	0.75 %
	EPYC 7443 (Zen 3)	0.874 Mbit s ⁻¹	0.96 %

10 000 random messages, each with 32 kbit payload



Scenario	CPU	Raw Tx Rate	Error Rate
Cross-Process	Ryzen 7 3700X (Zen 2)	2.195 Mbit s ⁻¹	0.71 %
	Ryzen 7 5800X (Zen 3)	2.700 Mbit s ⁻¹	0.62 %
Cross-VM	Ryzen 7 3700X (Zen 2)	0.873 Mbit s ⁻¹	3.18 %
	Ryzen 7 5800X (Zen 3)	0.892 Mbit s ⁻¹	0.75 %
	EPYC 7443 (Zen 3)	0.874 Mbit s ⁻¹	0.96 %
Cross-VM (SEV)	EPYC 7443 (Zen 3)	0.873 Mbit s ⁻¹	1.47 %

10 000 random messages, each with 32 kbit payload

Attacking RSA (Square+Multiply)





$$S = M^d \bmod n$$




Attacking RSA (Square+Multiply)




$$S = M^d \bmod n$$




Attacking RSA: Key Recovery




Attacking RSA: Key Recovery




Attacking RSA: Key Recovery




Attacking RSA: Key Recovery




Attacking RSA: Key Recovery




Attacking RSA: Key Recovery




Attacking RSA: Key Recovery




Attacking RSA: Key Recovery




Attacking RSA: Key Recovery




Attacking RSA: Key Recovery




Attacking RSA: Key Recovery




Attacking RSA: Key Recovery




Attacking RSA: Key Recovery




Attacking RSA: Key Recovery




Attacking RSA: Key Recovery




Attacking RSA: Key Recovery




Attacking RSA: Key Recovery



Attacking RSA: Key Recovery




Attacking RSA: Key Recovery




Scenario	Edit Distance	Error Rate	Recording Time
Cross-Process	4.9 bit	0.12 %	41 min
Cross-VM	17.8 bit	0.5 %	38 min


- 10 keys, generated with `openssl genrsa`
- CPU: AMD Ryzen 7 5800X (Zen 3)
- 50500 traces per key

Countermeasures: Hardware





Countermeasures: Hardware



Backend



Retire Control Unit (RCU)

Scheduler

ALU0/BRU0

AGU0

ALU1 (mul)


AGU1

ALU2


AGU2


ALU3

BRU1



Countermeasures: Hardware





SQUIP

Exploiting the Scheduler Queue Contention Side Channel

Stefan Gast **Jonas Juffinger** **Martin Schwarzl** **Gururaj Saileshwar**
Andreas Kogler **Simone Franza** **Markus Köstl** **Daniel Gruss**

2023-05-23

✉ stefan.gast@iaik.tugraz.at

@ notbobbytables@infosec.exchange

🌐 www.stefangast.eu